

8		7		6		5		4		3		2		1	
D	BOM Groups														
	BOM GROUP		BOM OPTIONS												
	Lohwill_COMMON		ALTERNATE,COMMON,Lohwill_COMMON1,Lohwill_COMMON2,Lohwill_COMMON3,Lohwill_PROGPARTS												
	Lohwill_COMMON1		SE:PROD,BOARD_ID:8,T208_PROG:REV5,TBTTHRM_SNS,S3XCCLK:INT												
	Lohwill_COMMON2		EDP_ENABLE,XDP:YES,PCH_CLK:GRMCLK,TWT_DBG,SAMCONN,SKIP_S3V3V3:AUDIBLE,SOC_BOOT:SPI												
	Lohwill_COMMON3		CPUTHRM:ALRT,TBTTHRM:ALRT,LOADRC:NO,CUMULUS_IPD,S3_STATE:YES,VCCPLLLOC:S3												
	Lohwill_PROGPARTS		BOOTROM_PROG,SMC_PROG,AR_LT_PROG,AR_RT_PROG,WIFI_PROG,BTROM_PROG												
	Lohwill_DEVEL:ENG		ALTERNATE,DBGLED,USBC_DBG,XDP_CONN:YES,WIFI_DBG,S3X_DBG,DEBUG_BUTTON,LOADISNS												
	Lohwill_DEVEL:DVT		ALTERNATE,USBC_DBG,XDP_CONN:YES,WIFI_DBG												
	Lohwill_DEVEL:PVT		ALTERNATE												
C	Module Parts														
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION									
	337S00717	1	CPU,KBLU,SR362,PRQ,3.1,28W,B1356	U0500	CRITICAL	CPU_KBL24:3.1G									
	337S00718	1	CPU,KBLU,SR360,PRQ,3.3,28W,B1356	U0500	CRITICAL	CPU_KBL24:3.3G									
	337S00719	1	CPU,KBLU,SR367,PRQ,3.5,28W,B1356	U0500	CRITICAL	CPU_KBL24:3.5G									
	998-04195	1	INTERPOSER,VTT ADAPTER,HBL-U,BQAL356	U0500	CRITICAL	CPU_SOCKET									
	338S00254	2	IC,TBT,ALPINE RIDGE,QSTY,PRQ,CL,CSP337	U2800,UB000	CRITICAL										
	353S00961	4	IC,CD3215,ACE,C00,USB PWR SW,BLANK,BGA96	U3100,U3200,UB300,UB400	CRITICAL										
	338S00276	1	IC,CNTLR,S3X,B1,PCBGA900	U8600	CRITICAL										
	333S00055	1	IC,LPODR3-2133,4GBIT,25NM,A,276B	POP8600	CRITICAL	POP_4GBIT									
333S00056	1	IC,LPODR3-2133,8GBIT,25NM,A,276B	POP8600	CRITICAL	POP_8GBIT										
B	343S00147	1	IC,SLG4AP41172,PAK3,STQFN20	U3620	CRITICAL										
	338S00221	1	IC,PMU,SN650839,7X7MM,BQAL68	U7800	CRITICAL										
	353S01016	1	IC,1SL9239H12,PMU,TUBA,WCSF40,2.1X3.3MM	U7000	CRITICAL										
	338S00227	1	IC,PMU,PICCOLO,D2231A0,OTP-AK,WLCSP96	U9300	CRITICAL										
	Programmables (All Builds)														
	EFI ROM														
	341S00698	1	IC,EFI ROM (V0193) DVT,X362	U6100	CRITICAL	BOOTROM_PROG									
	SMC ROM														
	341S00700	1	IC,SMC-B1,EXT (V2.37F6) PVT,X362	U5000	CRITICAL	SMC_PROG									
	TBT ROMs														
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION										
341S00717	1	T29,AR1 (VTBD) PVT,X362	U2890	CRITICAL	AR_LT_PROG										
341S00718	1	T29,AR2 (VTBD) PVT,X362	UB090	CRITICAL	AR_RT_PROG										
WIFI/BT ROM															
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION										
341S00715	1	IC,BT ROM (V32) PVT,X362/X363	U3750	CRITICAL	BTROM_PROG										
341S00716	1	WIFI ROM (P108) PVT,WW1,X362/X363	U3710	CRITICAL	WIFI_PROG										
Variable BOM Groups Development/Base BOMs															
PART NUMBER		QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION									
685-00055		1	COMMON PARTS,MLB,X362	BASE	CRITICAL	BASE_BOM									
985-00070		1	DEV,MLB,X362	DEVEL	CRITICAL	DEVEL_BOM									
Main DRAM Parts															
PART NUMBER		QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION									
333S00069		4	1C,SDRAM,LPODR3-2133,16GBIT,20NM,BQAL78	U2300,U2400,U2500,U2600	CRITICAL	8G_MICRON_2133									
333S00070		4	1C,SDRAM,LPODR3-2133,32GBIT,20NM,BQAL78	U2300,U2400,U2500,U2600	CRITICAL	16G_MICRON_2133									
333S00068		4	1C,SDRAM,LPODR3-2133,16GBIT,20NM,BQAL78	U2300,U2400,U2500,U2600	CRITICAL	8G_SAMSUNG_2133									
333S00050		4	1C,SDRAM,LPODR3-2133,32GBIT,20NM,BQAL78	U2300,U2400,U2500,U2600	CRITICAL	16G_SAMSUNG_2133									
Main DRAM SPD Straps															
BOM GROUP		BOM OPTIONS													
RAM_8G_MICRON_2133		8G_MICRON_2133,RAMCFG4_L,RAMCFG3_L,RAMCFG2_L,RAMCFG1_L													
RAM_16G_MICRON_2133		16G_MICRON_2133,RAMCFG4_L,RAMCFG3_L,RAMCFG1_L													
RAM_8G_SAMSUNG_2133		8G_SAMSUNG_2133,RAMCFG4_L,RAMCFG3_L,RAMCFG2_L,RAMCFG0_L													
RAM_16G_SAMSUNG_2133		16G_SAMSUNG_2133,RAMCFG4_L,RAMCFG3_L,RAMCFG0_L													
NAND Parts															
PART NUMBER		QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION									
335S00124		4	NAND,12NM,64GB,TOGO,HPN,128G,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_SDISK_256GB									
335S00125		4	NAND,12NM,128GB,TOGO,HPN,128G,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_SDISK_512GB									
335S00126		4	NAND,12NM,256GB,TOGO,HPN,128G,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_SDISK_1TB									
335S00261		4	NAND,TGDDR2,128GX4,15NM,HP,USHD,T2,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_TSHBA_256GB									
335S00262		4	NAND,TGDDR2,128GX8,15NM,HP,USHD,T2,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_TSHBA_512GB									
335S00263		4	NAND,TGDDR2,128GX16,15NM,HP,UHD,T2,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_TSHBA_1TB									
NAND Straps															
BOM GROUP		BOM OPTIONS													
SAND_256G		ALTERNATE,NAND_SDISK_256GB,POP_4GBIT,CAPACITY1,CAPACITY0													
SAND_512G		ALTERNATE,NAND_SDISK_512GB,POP_4GBIT,CAPACITY2													
SAND_1T		ALTERNATE,NAND_SDISK_1TB,POP_8GBIT,CAPACITY2,CAPACITY0													
TOSH_256G		ALTERNATE,NAND_TSHBA_256GB,POP_4GBIT,CAPACITY1,CAPACITY0													
TOSH_512G		ALTERNATE,NAND_TSHBA_512GB,POP_4GBIT,CAPACITY2													
TOSH_1T		ALTERNATE,NAND_TSHBA_1TB,POP_8GBIT,CAPACITY2,CAPACITY0													
Strategic Silicon															
PART#	STRATEGIC VALUE	COMMENT													
337S00266	08	CPU													
337S00267	08	CPU													
337S00268	08	CPU													
333S00050	07	MEMORY													
333S00068	07	MEMORY													
333S00069	07	MEMORY													
333S00070	07	MEMORY													
335S00124	02	NAND													
335S00125	02	NAND													
335S00126	02	NAND													
335S00261	02	NAND													
335S00262	02	NAND													
335S00263	02	NAND													
333S00025	02	S3X DRAM													
333S00026	02	S3X DRAM													
333S00055	02	S3X DRAM													
333S00056	02	S3X DRAM													
333S00107	02	S3X DRAM													
333S00108	02	S3X DRAM													
998-06736	02	S3X CONTROLLER													
PART#	STRATEGIC VALUE	COMMENT													
338S00227	02	PICCOLO													
343S00135	10	T208													
343S00136	10	T208													
343S00137	10	T208													
343S00138	10	T208													
338S00193	09	BERKELIUM													
35383978	02	MOJAVE													
338S00147	02	SECURE ELEMENT													
338S00254	08	ALPINE RIDGE													
353S00961	09	ACE													
338S00142	09	CLIFDEN													
353S00685	07	AUDIO AMP													
35384316	08	BAYSIDE													
338S00221	08	BANJO													
353S01016	09	TUBA													
339S00056	05	ICEBOCK													
343S00147	08	PAK													
359S00006	08	GREEN CLOCK													
353S00795	09	DEBUG MIX													
BOM Configuration															
PAGE TITLE															
DRAWING NUMBER 051-00777															
REVISION 9.0.0															
BRANCH dvt-fab09-0															
PAGE 2 OF 145															
SHEET 2 OF 119															
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED															

Variable BOM Groups
Development/Base BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00055	1	COMMON PARTS,MLB,X362	BASE	CRITICAL	BASE_BOM
985-00070	1	DEV,MLB,X362	DEVEL	CRITICAL	DEVEL_BOM

Main DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S00069	4	1C,SDRAM,LPODR3-2133,16GBIT,20NM,BGA178	U2300,U2400,U2500,U2600	CRITICAL	8G_MICRON_2133
333S00070	4	1C,SDRAM,LPODR3-2133,32GBIT,20NM,BGA178	U2300,U2400,U2500,U2600	CRITICAL	16G_MICRON_2133
333S00068	4	1C,SDRAM,LPODR3-2133,16GBIT,20NM,BGA178	U2300,U2400,U2500,U2600	CRITICAL	8G_SAMSUNG_2133
333S00050	4	1C,SDRAM,LPODR3-2133,32GBIT,20NM,BGA178	U2300,U2400,U2500,U2600	CRITICAL	16G_SAMSUNG_2133

Main DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM_8G_MICRON_2133	8G_MICRON_2133,AMCFG4_L,AMCFG3_L,AMCFG2_L,AMCFG1_L
RAM_16G_MICRON_2133	16G_MICRON_2133,AMCFG4_L,AMCFG3_L,AMCFG1_L
RAM_8G_SAMSUNG_2133	8G_SAMSUNG_2133,AMCFG4_L,AMCFG3_L,AMCFG2_L,AMCFG0_L
RAM_16G_SAMSUNG_2133	16G_SAMSUNG_2133,AMCFG4_L,AMCFG3_L,AMCFG0_L

NAND Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00124	4	NAND,12NM,64GB,T0Q9,HPW,128G,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_SDISK_256GB
335S00125	4	NAND,12NM,128GB,T0Q9,HPW,128G,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_SDISK_512GB
335S00126	4	NAND,12NM,256GB,T0Q9,HPW,128G,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_SDISK_1TB
335S00261	4	NAND,TGDDR2,128GX4,15NM,HP,USDH,T2,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_TSHBA_256GB
335S00262	4	NAND,TGDDR2,128GX8,15NM,HP,USDH,T2,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_TSHBA_512GB
335S00263	4	NAND,TGDDR2,128GX16,15NM,HP,UHD,T2,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_TSHBA_1TB

NAND Straps

BOM GROUP	BOM OPTIONS
SAND_256G	ALTERNATE,NAND_SDISK_256GB,POP_4GBIT,CAPACITY1,CAPACITY0
SAND_512G	ALTERNATE,NAND_SDISK_512GB,POP_4GBIT,CAPACITY2
SAND_1T	ALTERNATE,NAND_SDISK_1TB,POP_8GBIT,CAPACITY2,CAPACITY0
TOSH_256G	ALTERNATE,NAND_TSHBA_256GB,POP_4GBIT,CAPACITY1,CAPACITY0
TOSH_512G	ALTERNATE,NAND_TSHBA_512GB,POP_4GBIT,CAPACITY2
TOSH_1T	ALTERNATE,NAND_TSHBA_1TB,POP_8GBIT,CAPACITY2,CAPACITY0

Strategic Silicon

PART#	STRATEGIC VALUE	COMMENT
337S00266	08	CPU
337S00267	08	CPU
337S00268	08	CPU
333S00050	07	MEMORY
333S00068	07	MEMORY
333S00069	07	MEMORY
333S00070	07	MEMORY
335S00124	02	NAND
335S00125	02	NAND
335S00126	02	NAND
335S00261	02	NAND
335S00262	02	NAND
335S00263	02	NAND
333S00025	02	S3X DRAM
333S00026	02	S3X DRAM
333S00055	02	S3X DRAM
333S00056	02	S3X DRAM
333S00107	02	S3X DRAM
333S00108	02	S3X DRAM
998-06736	02	S3X CONTROLLER

PART#	STRATEGIC VALUE	COMMENT
338S00227	02	PICCOLO
343S00135	10	T208
343S00136	10	T208
343S00137	10	T208
343S00138	10	T208
338S00193	09	BERKELIUM
353S3978	02	MOJAVE
338S00147	02	SECURE ELEMENT
338S00254	08	ALPINE RIDGE
353S00961	09	ACE
338S00142	09	CLIFFDEN
353S00685	07	AUDIO AMP
353S4316	08	BAYSIDE
338S00221	08	BANJO
353S01016	09	TUBA
339S00056	05	ICEBOCK
343S00147	08	PAK
359S00006	08	GREEN CLOCK
353S00795	09	DEBUG MUX

CPU DRAM CFG Chart


DIE REV	CFG 4
A	0





8		7		6		5 https://shop61976717.taobao.com QQ 53013942		4		3		2		1						
BOARD MECHANICALS																				
Shield Cans - BOTTOM SIDE				Shield Cans - TOP SIDE				POGO PINS				Cowling Bosses - BOTTOM SIDE								
ALPINE RIDGE - LIO (U2800) - 806-06077				T208 (U3900) - 806-06264				LIO and RIO -2X (870-5071)				DFR TOUCH CONN (J4402) - 860-00414								
LPDDR3 (U2300 ~ U2600) - 806-06167				DIPLEXERS - 806-06266				AROUND THE FAN AND CENTER - 8X (870-01518)				USB-C CONN - LIO (J3300) - 860-00392								
NAND - BOTTOM SOUTH (U9120) - 806-05945				NAND - TOP SOUTH (U9100) - 806-06262								DFR DISPLAY CONN (J4401) - 860-00412								
S3X (U8600) - 806-06023				NAND - TOP NORTH (9220) - 806-06258								IPD CONN (J4501) - 860-00412								
NAND - BOTTOM NORTH (U9200) - 806-06265												KBD CONN (J4500) - 860-00412								
ALPINE RIDGE - RIO (UB000) - 806-06077												USB-C CONN - RIO (JB500) - 860-00392								
Shield CAN Alignment Slots 14X - 998-04440 (1.2mm X 0.4mm)																				
TOP Rubber Mount Standoffs - 12X - (860-00430)																				
Bottom Rubber Mount Standoffs - 1X - (860-00476)																				
								Thermal Stage Mounting Holes												
								Plated Through Hole - 3.15mm - APN 998-0845												
								Plated Through Hole - 3.6mm - APN 998-03850												
												AUDIO JACK CONN (J6600) - 860-00399								
												MESA CONN (J4900) - 860-00399								
												LIFEBOAT CONN (J9600) - 860-00413								
												Cowling Bosses - TOP SIDE								
										eDP CONN (J8500) - 860-00415										
<div>SYNC_MASTER=LEUNN_J44 PAGE TITLE</div> <div>PD Parts</div> <div> Apple Inc.</div> <div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</div> <div>DRWING NUMBER 051-00777</div> <div>REVISION 9.0.0</div> <div>BRANCH dvt-fab09-0</div> <div>PAGE 4 OF 145</div> <div>SHEET 4 OF 119</div> <div>BOM_COST_GROUP=MECHANICALS</div>																				
8		7		6		5		4		3		2		1						















SYNC_MASTER=J79_USHAO		SYNC_DATE=08/28/2015	
PAGE TITLE			
CPU Core Decoupling			
 Apple Inc.		DRAWING NUMBER	051-00777
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt-fab09-0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	10 OF 145
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 119
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

100_PPVCCGT_S0_CPU







100_PPVCCGT_S0_CPU



SYNC_MASTER=J79_USHAO		SYNC_DATE=08/28/2015	
PAGE TITLE			
CPU GT Decoupling			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00777		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	9.0.0		
	BRANCH		
	dvt-fab09-0		
	PAGE		
	11 OF 145		
	SHEET		
	11 OF 119		


BOM_COST_GROUP=CPU & CHIPSET

PAGE TITLE		PCH Decoupling	
	Apple Inc.	DRAWING NUMBER	051-00777
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab09-0
		PAGE	12 OF 145
		SHEET	12 OF 119




MEMORY CONFIGURATION STRAPS.




PCH INTERNAL PULL-UPS ARE TO 3.3V.






BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG4_L, RAMCFG3_L, RAMCFG2_L, RAMCFG1_L, RAMCFG0_L


BOM_COST_GROUP=CPU & CHIPSET

DESIGN: X502/MLB		
LAST CHANGE: Tue Feb 2 13:18:21 2016		
PAGE TITLE		
PCH Audio/LPC/SPI/SMBus		
 Apple Inc.	DRAWING NUMBER	051-00777
	REVISION	9.0.0
	BRANCH	dvt-fab09-0
	PAGE	13 OF 145
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1111 ALL RIGHTS RESERVED		SHEET 13 OF 119




NOTICE OF PROPRIETARY PROPERTY:		BRANCH	9.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		dvt-fab09-0	
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			14 OF 145
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED			14 OF 119






System 32kHz / 12MHz / 24MHz Clock Generator




PCH ME Disable Strap



PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting.

***** Circuit does not support HDA voltage >3.3V.

PCIe Wake Muxing




D




B

A

LPDDR3 CHANNEL A (0-31)




LPDDR3 CHANNEL A (32-63)




PLACEMENT_NOTE:
10uF caps are shared between DRAM.
Distribute evenly.

Vinafix


SYNC_MASTER=J52_MLB		SYNC_DATE=05/12/2015	
PAGE TITLE			
LPDDR3 DRAM Channel A		(32-63)	
	DRAWING NUMBER	051-00777	STB
	REVISION	9.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt-fab09-0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I1V ALL RIGHTS RESERVED		PAGE	24 OF 145
		SHEET	22 OF 119


BOM_COST_GROUP=DRAM

LPDDR3 CHANNEL B (0-31)



















LPDDR3 CHANNEL B (32-63)



SYNC_MASTER=J52_MLB		SYNC_DATE=05/12/2015	
PAGE TITLE			
LPDDR3 DRAM Channel B		(32-63)	
	DRAWING NUMBER	051-00777	SIZE D
	REVISION	9.0.0	
	BRANCH	dvt-fab09-0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		26	OF 145
SHEET		24	OF 119

BOM_COST_GROUP=DRAM





BOM_COST_GROUP=TBT

Apple Inc. USB-C HIGH SPEED 1


051-00777




9.0.0

dvt-fab09-0


28 OF 145

26 OF 119







PRIMARY ACE USB-C PORT CONTROLLER (UPC)




BOM_COST_GROUP=USB-C


PAGE TITLE		PAGE NUMBER		PAGE DATE	
USB-A PORT CONTROLLER A		051-00777		SIZE D	
 Apple Inc.		REVISION		9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		dvt-fab-09-0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		31 OF 145	
		SHEET		29 OF 119	


SECONDARY ACE USB-C PORT CONTROLLER (UPC)




BOM_COST_GROUP=USB-C








PAGE TITLE		DRAWING NUMBER		SIZE	
TBT 5V REGULATOR		051-00777		D	
		REVISION		9.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		dvt-fab09-0	
		PAGE		35 OF 145	
		SHEET		33 OF 119	



PAGE TITLE		Display Mux	
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00777		D
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt-fab09-0
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II. NOT TO REPRODUCE OR COPY IT</p> <p>III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV. ALL RIGHTS RESERVED</p>		PAGE	36 OF 145
		SHEET	34 OF 119

D

C

B


A

D

C

B


A




PAGE TITLE			
WIFI/BT: MODULE 1			
		DRAWING NUMBER	051-00777
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED		BRANCH	dvt-fab09-0
		PAGE	37 OF 145
		SHEET	35 OF 119

BOM_COST_GROUP=WIRELESS


WLAN Power Switch




Supervisor & CLKREQ# Isolation
Delay = 130ms +/- 20%




CORE0 DIPLEXER AND MATCHING



CORE1 DIPLEXER AND MATCHING



CORE2 DIPLEXER AND MATCHING



EVMC_MASTER=J79_NETE

EVMC_DATE=03/02/2016

PAGE TITLE

WIFI/BT: MODULE 2

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S00135	1	IC,M8+512MB 20NM DDR,A12,S,CK,BGA700	U3900	CRITICAL	

T208

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00147	1	IC,RTM2,DEV,PN549A1,P61D0	U3905	CRITICAL	SE:DEV
338S00097	1	IC,RTM2,MP,PN549A1,P61D0	U3905	CRITICAL	SE:PROD

D

C

B


A

D

C

B


A




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S00203	1	IC,FLASH,SERIAL,SPI,4MX8,4KX36M,DFNR	U3906		


PAGE TITLE		Camera/DFR 1	
Apple Inc.		DRAWING NUMBER	051-00777
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	dvt-fab09-0
		PAGE	39 OF 145
		SHEET	37 OF 119

BOM_COST_GROUP=T151






T22	K14	BOM GROUP	BOM OPTIONS
V13	K20	T208_PROG:REV0	T208_CONFIG2_H,T208_CONFIG1_H,T208_CONFIG0_H
V21	K22	T208_PROG:REV1	T208_CONFIG2_H,T208_CONFIG1_H
W13	K5	T208_PROG:REV2	T208_CONFIG2_H,T208_CONFIG0_H
W9	K8	T208_PROG:REV3	T208_CONFIG2_H
Y23	L11	T208_PROG:REV4	T208_CONFIG1_H, T208_CONFIG0_H
		T208_PROG:REV5	T208_CONFIG1_H

PAGE TITLE		
Camera/DFR 3		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-00777	D
REVISION		9.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		dvt-fab09-0
PAGE		41 OF 145


T22	K14	BOM GROUP	BOM OPTIONS
V13	K20	T208_PROG:REV0	T208_CONFIG2_H,T208_CONFIG1_H,T208_CONFIG0_H
V21	K22	T208_PROG:REV1	T208_CONFIG2_H,T208_CONFIG1_H
W13	K5	T208_PROG:REV2	T208_CONFIG2_H,T208_CONFIG0_H
W9	K8	T208_PROG:REV3	T208_CONFIG2_H
Y23	L11	T208_PROG:REV4	T208_CONFIG1_H, T208_CONFIG0_H
		T208_PROG:REV5	T208_CONFIG1_H


BOM_COST_GROUP=T151

PAGE TITLE Camera/DFR 3		
 Apple Inc.	DRAWING NUMBER 051-00777	SIZE D
	REVISION 9.0.0	
	BRANCH dvt-fab09-0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE 41 OF 145	
	SHEET 39 OF 119	

Berkelium

FB for Bucks



PAGE TITLE		
Berkelium - 1		
 Apple Inc.	DRAWING NUMBER	051-00777
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	42 OF 145
	SHEET	40 OF 119

C





A

A




BOM_COST_GROUP=T151


T208 Support



T208 I2C Mapping					
Bus	Device	7-bit Address	8-bit Address		
			Read	Write	
AP0	PMU	0011110 (0x3C)	0x79	0x78	
AP1	Touch EEPROM	1010000 (0x50)	0xA1	0xA0	
AP2_0	Tesla	1010100 (0x4C)	0x99	0x98	
AOP0	Mesa EEPROM	101000x (0x50/0x51)	0xA1/A3	0xA0/A2	
AOP1	ALS	0111001 (0x39)	0x73	0x72	
SEP	M34128 EEPROM	1010001 (0x51)	0xA3	0xA2	



T208 LEVEL SHIFTING



T208 Support

Apple Inc.

051-00777

9.0.0

dvt-fab09-0

44 OF 145

42 OF 119

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

11 NOT TO REPRODUCE OR COPY IT

111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

1111 ALL RIGHTS RESERVED

BOM_COST_GROUP=T151

051-00777


9.0.0

dvt-fab09-0


44 OF 145

42 OF 119




KBD CONNECTOR




TPAD CONNECTOR




TRACKPAD ISOLATION



SYNC_MASTER=J79_GAREN		SYNC_DATE=11/21/2015	
PAGE TITLE			
Connectors&ESD			
	DRAWING NUMBER		STR
	051-00777		D
	REVISION		
	9.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		dvt-fab09-0	
		PAGE	45 OF 145
		SHEET	43 OF 119

8		7		6		5		4		3		2		1		
																D
																C
																B
																A
8		7		6		5		4		3		2		1		

<https://shop61976717.taobao.com> QQ 53013942

SYNC_MASTER=J79_DAYU			SYNC_DATE=05/26/2015		
PAGE TITLE					
Empty					
 Apple Inc.			DRAWING NUMBER	051-00777	
			REVISION	9.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH	dvt-fab09-0	
			PAGE	46 OF 145	
			SHEET	44 OF 119	

8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	

D

C

B


A

SYNC_MASTER=J79_DAYU												SYNC_DATE=05/26/2015			
PAGE TITLE															
Empty												DRAWING NUMBER		SIZE	
 Apple Inc.												051-00777		D	
												REVISION			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED												9.0.0			
												BRANCH			
												dvt-fab09-0			
												PAGE			
												47 OF 145			
												SHEET			
												45 OF 119			

8		7		6		5		4		3		2		1		
																D
																C
																B
																A
8		7		6		5		4		3		2		1		


SYNC_MASTER=j79_DAYU			SYNC_DATE=05/12/2015		
PAGE TITLE					
Empty			DRAWING NUMBER		SIZE
 Apple Inc.			051-00777		D
			REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			9.0.0		
			BRANCH		
			dvt-fab09-0		
			PAGE		
			48 OF 145		
			SHEET		
			46 OF 119		

<https://shop61976717.taobao.com> QQ 53013942

SYNC_MASTER=J79_DAYU		SYNC_DATE=05/12/2015			
PAGE TITLE					
Empty					
 Apple Inc.		DRAWING NUMBER	051-00777	SIZE	D
		REVISION		9.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		dvt-fab09-0			
		PAGE			
		48 OF 145			
		SHEET			
		46 OF 119			


ISOLATE FROM OTHER COMPONENTS/NETS AS MUCH AS POSSIBLE

MOJAVE 16V BOOST








3.0V MESA

Option to feed LDO from 5V in case of dropout issue




1.8V MESA




MESA FLEX CONNECTOR

Protol Connector for X434/X435 Support
PLUG (516S00115) - X434/ X435 Jumper
Recptacle (516S00203) - X362/X363 MLB



Mesa Power Sequencing Requirements

Power On: 1V8 -> 3V3 -> 16V0




PAGE TITLE		
MESA		
	DRAWING NUMBER	051-00777
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	49 OF 145
	SHEET	47 OF 119


BOM_COST_GROUP=T151




NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




SMC AVREF Supply






PROCHOT/THRMTRIP Support



PECI Support




Top-Block Swap



www.laptop-
100 57 48 PP3V3 G3H SMC ISNS
101 50 PP3V3 S4
101 PP3V3 S0

50	48	SMC PME S4 WAKE L	R5166	100K	1	2	5%	1/20W	MF	201		
50	48	28	SMC PME S4 DARK L	R5167	100K	1	2	5%	1/20W	MF	201	
		48	SMC WIFI EVENT L	R5168	100K	1	2	5%	1/20W	MF	201	
74	48	SMC PMC INT L	R5169	100K	1	2	5%	1/20W	MF	201		
104	50	48	SMC ONOFF L	R5170	10K	1	2	5%	1/20W	MF	201	
		48	SMC SENSOR ALERT L	R5172	10K	1	2	5%	1/20W	MF	201	
104	50	48	SMC LID	R5171	100K	1	2	5%	1/20W	MF	201	
104	48	28	SMC DEBUGPRT TX L	R5175	20K	1	2	5%	1/20W	MF	201	
104	48	28	SMC DEBUGPRT RX L	R5176	20K	1	2	5%	1/20W	MF	201	
59	48	SMC TMS	NOSTUFF	R5177	10K	1	2	5%	1/20W	MF	201	
		48	SMC TDO	NOSTUFF	R5178	10K	1	2	5%	1/20W	MF	201
		48	SMC TDI	NOSTUFF	R5179	10K	1	2	5%	1/20W	MF	201
59	48	SMC TCK	NOSTUFF	R5180	10K	1	2	5%	1/20W	MF	201	
50	48	SMC AUX OK	NOSTUFF	R5187	100K	1	2	5%	1/20W	MF	201	
		48	SMC ADAPTER EN	R5185	100K	1	2	5%	1/20W	MF	201	
49	48	SMC TRMTRIP	NOSTUFF	R5186	10K	1	2	5%	1/20W	MF	201	
		48	SMC DELAYED PWRGD	R5191	100K	1	2	5%	1/20W	MF	201	
77	74	48	SMC_PM_G2_EN	R5192	100K	1	2	5%	1/20W	MF	201	

SMC_MATER=774_120X PAGE TITLE		SMC_MATER=H/14_120X	
 Apple Inc.		DRAWING NUMBER 051-00777	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 9.0.0	BRANCH dvt-fab09-0
		PAGE 51 OF 145	
		SHEET 49 OF 119	


SMC12 ADC Assignments

48	OUT	SMC CPU HI ISENSE	==	SMC CPU HI ISENSE	IN	52
48	OUT	SMC PBUS VSENSE	==	MAKE_BASE=TRUE	2N	52
48	OUT	SMC BMON ISENSE	==	SMC BMON ISENSE	IN	52
48	OUT	SMC DCIN ISENSE	==	SMC DCIN ISENSE	IN	52
48	OUT	SMC DCIN VSENSE	==	SMC DCIN VSENSE	2N	52
48	OUT	SMC CPUGT ISENSE	==	SMC CPUGT ISENSE	IN	55
48	OUT	SMC CPU ISENSE	==	SMC CPU ISENSE	IN	53
48	OUT	SMC OTHER5V HI ISENSE	==	SMC OTHER5V HI ISENSE	IN	52
48	OUT	SMC OTHER3V3 HI ISENSE	==	SMC OTHER3V3 HI ISENSE	IN	52
48	OUT	SMC DDRIV2 ISENSE	==	SMC DDRIV2 ISENSE	IN	53
48	OUT	SMC CPUEDRAM ISENSE	==	SMC CPUEDRAM ISENSE	IN	55
48	OUT	SMC PCH ISENSE	==	SMC PCH ISENSE	IN	53
48	OUT	SMC TPAD ISENSE	==	SMC TPAD ISENSE	IN	52
48	OUT	SMC PICCOLO ISENSE	==	SMC PICCOLO ISENSE	IN	55
48	OUT	SMC SSDNAND ISENSE	==	SMC SSDNAND ISENSE	IN	55
48	OUT	SMC PCHPRIMCORE ISENSE	==	SMC PCHPRIMCORE ISENSE	IN	55
48	OUT	SMC DDRIV8 ISENSE	==	SMC DDRIV8 ISENSE	IN	55
48	OUT	SMC CPUSA ISENSE	==	SMC CPUSA ISENSE	IN	55
48	OUT	SMC CPUDDR ISENSE	==	SMC CPUDDR ISENSE	IN	53
48	OUT	SMC CPUSA VSENSE	==	SMC CPUSA VSENSE	IN	55
48	OUT	SMC CPU VSENSE	==	SMC CPU VSENSE	IN	54
48	OUT	SMC CPUGT VSENSE	==	SMC CPUGT VSENSE	IN	54
48	OUT	SMC CPU IMON ISENSE	==	SMC CPU IMON ISENSE	IN	54
48	OUT	SMC CPUGT IMON ISENSE	==	SMC CPUGT IMON ISENSE	IN	54


SMC12 Pin Assignments

48	NC	SMC GFX THROTTLE L	==	NC SMC GFX THROTTLE L		
48	NC	SMC GFX OVERTEMP	==	NC SMC GFX OVERTEMP	NO_TEST=1	
48	NC	SMC GFX SELF THROTTLE	==	NC SMC GFX SELF THROTTLE	NO_TEST=1	
48	NC	SMC DP HPD L	==	NC SMC DP HPD L	NO_TEST=1	
48	NC	SYS ONEWIRE	==	NC SYS ONEWIRE	NO_TEST=1	
48	NC	SMC DEBUGPRT EN L	==	NC SMC DEBUGPRT EN L	NO_TEST=1	
48	SMC	LID RIGHT	==	SMC LID RIGHT		50
48	NC	SPI SMC MISO	==	NC SPI SMC MISO	NO_TEST=1	TRUE
48	NC	SPI SMC MOSI	==	NC SPI SMC MOSI	NO_TEST=1	TRUE
48	NC	SPI SMC CLK	==	NC SPI SMC CLK	NO_TEST=1	TRUE
48	NC	SPI SMC CS L	==	NC SPI SMC CS L	NO_TEST=1	TRUE
48	SMC	VIBE L	==	SMC VIBE L		43
48	OUT	SMC PCH SUSWARN L	==	SMC PCH SUSWARN L		14
48	IN	SMC PCH SUSACK L	==	SMC PCH SUSACK L		14
50	48	SMC SENSOR PWR EN	==	SMC SENSOR PWR EN		78
50	48	WLAN UART RX	==	WLAN UART RX		35
50	48	WLAN UART TX	==	WLAN UART TX		35
66	17	SMC AUX OK	==	SMC AUX OK		49
48	17	PM PWRBTN L	==	PM PWRBTN L		14
48	48	SMC AUX OK	==	SMC AUX OK		52
51	51	SMBUS SMC 4 G3H SCL	==	SMBUS SMC 4 G3H SCL		48
51	51	SMBUS SMC 4 G3H SDA	==	SMBUS SMC 4 G3H SDA		48
51	51	SMBUS SMC 2 S4 SCL	==	SMBUS SMC 2 S4 SCL		48
51	51	SMBUS SMC 2 S4 SDA	==	SMBUS SMC 2 S4 SDA		48
48	48	SMC OOB1 D2R L	==	SMC OOB1 D2R L		88
48	48	SMC OOB1 R2D L	==	SMC OOB1 R2D L		88
48	48	SMC ACTUATOR DISABLE L	==	SMC ACTUATOR DISABLE L		43 104
48	48	SMC CHGR INT L	==	SMC CHGR INT L		66


Debug Power "Buttons"




Thermal Alerts




Debug RESET "Buttons"



Hall Effect Pads - Left



Hall Effect Pads - Right



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
677-04255	2	SUBASSY (T&R) PCBA,HES INTERPOSER,X502	J5250, J5260	CRITICAL	

Specify one of these BOM GROUPS.





BOM GROUP	BOM OPTIONS
CPUTHRM:BOTH	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:SMC
CPUTHRM:THRM	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:PU
CPUTHRM:ALRT	CPUTHRM_ALRT:SMC
CPUTHRM:NONE	CPUTHRM_ALRT:PU

Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
TBTTHRM:BOTH	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:SMC
TBTTHRM:THRM	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:PU
TBTTHRM:ALRT	TBTTHRM_THRM:PU,TBTTHRM_ALRT:SMC
TBTTHRM:NONE	TBTTHRM_THRM:PU,TBTTHRM_ALRT:PU

Requires EMC1412-1 or EMC1412-2 instead of EMC1412-A, new APN needs to be created.


S4 SMC Wake Sources




BOM_COST_GROUP=SMC

PAGE TITLE PAGE_TITLE=SMC Project Support		
Apple Inc.		DRAWING NUMBER 051-00777
REVISION 9.0.0		STBR D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I1V ALL RIGHTS RESERVED		BRANCH dvt-fab09-0
PAGE 52 OF 145		SHEET 50 OF 119


LYNX POINT LP S0 "SMBus 0" Connections



SMC SMBus "0" S0 Connections




SMC SMBus "5" G3H Connections




ACE I2C Interrupt


SMC SMBus "2" S4 Connections




SMC SMBus "3" S0 Connections




LYNX POINT LP S0 "SMLink 0" Connections




SMC SMBus "1" S0 Connections



SMC SMBUS "4" G3H CONNECTIONS



LYNX POINT LP S0 "SMLink 1" Connections




SMLink 1 is slave port to access PCH.

PAGE TITLE		DRAWING NUMBER		STRT
Apple Inc.		051-00777		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED		REVISION		
		9.0.0		
		BRANCH		
		dvt-fab09-0		
		PAGE		
		53 OF 145		
		SHEET		
		51 OF 119		


CPU High Side Current Sense (IC0R)

Gain: 100x, EDP: 10.5 A
Rsense: 0.003 (R5400)
Vsense: 31.5 mV, Range: 10 A
SMC ADC: 00




OTHER 5V High Side Current Sense (IO5R)

Gain: 200x, EDP: 1.22 A
Rsense: 0.01 (R5410) or Rsense SHORT
Vsense: 12.2 mV, Range: 1.5 A
SMC ADC:




OTHER 3.3V High Side Current Sense (IO3R)

Gain: 200x, EDP: 4.31 A
Rsense: 0.003 (R5440) or Rsense SHORT
Vsense: 12.93 mV, Range: 5 A
SMC ADC:




LCD Backlight Current Sense (IBLR)

Gain: 100x. EDP: 1 A
Rsense: 0.025 (R8400)
Vsense: 25 mV, Range: 2.4 A
EADC1: CH0




Trackpad Actuator X239 Current Sense (ITAR)

Gain: 24.9x, EDP: 2.61 A (Transient)
Rsense: 0.02 (R5460)
Vsense: 52.2 mV, Range: 6 A
SMC ADC: 12




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
Vnominal: 12.6 V, Range: 17.97 V
SMC ADC: 01




DC In Voltage Sense & Enable (VD0R)

Gain: 0.13x
Vnominal: 16.5 V, Range: 22.96 V
SMC ADC: 04




Charger (BMON) Current Sense (IPBR)

Charger Gain: 20x, EDP: 7.2 A
Rsense: 0.005 (R7060)
SMC ADC: 02



DC-IN (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A
Rsense: 0.010 (R7020)
SMC ADC: 03




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5419,C5449		LOADRC:NO
117S0008	1	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5469		LOADRC:NO

Power Sensors: High Side			
	DRAWING NUMBER	051-00777	STR
	REVISION	9.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt-fab09-0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	54 OF 145
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 119
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			


PCH 1.0V Current Sense (IS1C)

Gain: 200x, EDP: 3.29 A
Rsense: 0.003 (R8004) or Rsense SHORT
Vsense: 9.87 mV, Range: 5 A
SMC ADC: 11




DDR 1.2V S3 (CPU & Memory) Current Sense (IM0C)

Gain: 100x, EDP: 8.21 A
Rsense: 0.003 (R7918) or XWTBD
Vsense: 24.63 mV, Range: 10 A
SMC ADC: 09




CPU DDR 1.2V S3 (CPU Only) Current Sense (IMCC)

Gain: 200x, EDP: 2 A
Rsense: 0.005 (R5510) or Rsense SHORT
Vsense: 10 mV, Range: 3 A
SMC ADC: 18




T139 Current Sense (IF3C)

Gain: 200x, EDP: 0.06 A
Rsense: 0.05 (R5520) or Rsense SHORT
Vsense: 3 mV, Range: 0.25 A
EADC1: CH3




WLAN Current Sense (IAPC)

Gain: 163.3x, EDP: 1.67 A
Rsense: 0.015 (R5530) or Rsense SHORT
Vsense: 25.05 mV, Range: 1.67 A
EADC1: CH4




CPU Fixed Current Sense (ICAC)

Gain: 275.74x, EDP: 29 A
Rsense: 2x of 0.00075 (R7310, R7320), Rsum: 0.000375
Vsense: 10.875 mV, Range: 29.01 A
SMC ADC: 06 R5545




BT Current Sense (IBTC)

```
Gain: 200x, EDP: 0.06 A
Rsense: 0.05 (R5580)
Vsense: 3 mV, Range: 0.25 A
EADC1: CH5
```



CPU High Side Current (IC0R) Threshold Alert

Gain: 100x
Rsense: 0.003 (R5400)




Trip Target on CPU High current: 2.5 A
Hysteresis Circuit:
Vref = 0.737 V
Vth = 0.616 V -> 2.054 A on CPU High current
Vtl = 0.771 V -> 2.571 A on CPU High current
Hysteresis Margin = 0.518 A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5569,C5519		LOADRC:NO
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5549,C5579		LOADRC:NO


1.8V Current Sense (I18C)

Gain: 200x, EDP: 0.7 A
Rsense: 0.025 (R8024) or Rsense SHORT
Vsense: 17.5 mV, Range: 0.6 A
SMC ADC: 16




T139 5V Current Sense (IF5C)

Gain: 200x, EDP: 0.004 A
Rsense: 0.05 (R5630) or Rsense SHORT
Vsense: 0.2 mV, Range: 0.25 A
EADC1: CH6




Thunderbolt TBT Current Left (IULC)

Gain: 200x, EDP: 0.5 A
Rsense: 0.025 (R5640) or Rsense SHORT
Vsense: 12.5 mV, Range: 0.5 A
EADC1: CH7




LCD Panel Current Sense (ILDC)

Gain: 200x, EDP: 1 A
RSENSE: 0.01 (R8520) or Rsense SHORT
Vsense: 5 mV, Range: 1.25 A
EADC2: CH0




Trackpad 3V Current Sense (IT3C)

Gain: 200x, EDP: 0.2 A
Rsense: 0.05 (R5650) or Rsense SHORT
Vsense: 10 mV, Range: 0.25 A
EADC2: CH1




Camera Current Sense (ICMC)

Gain: 200x, EDP: 0.82 A
Rsense: 0.015 (R5610) or XW5610
Vsense: 12.3 mV, Range: 0.83 A
EADC2: CH2




CPU High Side (IC0R) Peak Detection Support




Battery Discrete Current Sense (IB0L)

Gain: 2940x, EDP: 8 A
Rsense: 0.003 (R501/R502)
Vsense: 24 mV, Range: 0.28 A
EADC2: CH5



Thunderbolt TBT Current Right (IURC)


Gain: 200x, EDP: 0.5 A
Rsense: 0.025 (R5670) or Rsense SHORT
Vsense: 12.5 mV, Range: 0.5 A
EADC1: CH2



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5608, C5699		LOADRC:NO


CPU GT Voltage Sense (VCGC)

SMC ADC: 21



CPU GT IMON Current Sense (ICGM)


Gain: 1 A / 17.963 mV, Range: 64 A.
SMC ADC: 23



With R7154 (Ri) set to 294 Ohm,
R7410 (Rsen) set to 0.75 mOhm,
R7194 set to 84.5 kOhm,
Num Phases (N) is 3, and Io (ICMax) is 64A,
then 1A of Io gives 17.963mV at the Vimon.


CPU Core Voltage Sense (VCAC)

SMC ADC: 20




CPU Core IMON Current Sense (ICAM)

Gain: 1 A / 34.223 mV, Range: 29 A.
SMC ADC: 22



With R7150 (Ri) set to 226 Ohm,
R7210 (Rsen) set to 0.75 mOhm,
R7160 set to 82.5 kOhm,
Num Phases (N) is 2, and Io (ICMax) is 29A,
then 1A of Io gives 34.223mV at the Vimon.

PAGE TITLE			
Power Sensors: Extended			
	DRAWING NUMBER	051-00777	
	REVISION	9.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0	
	PAGE	56 OF 145	
	SHEET	54 OF 119	




I2C Write: 0xD8, I2C Read: 0xD9

Thermal Diode: TBT Die (TBT1)

Placement Note:

The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AC22.



U5850 I2C Address: TMP461 is 0x90/0x91.

Note: Use GND pin AC22 on U2800 for N leg.

Placement Note:

Place U5850 on the BOTTOM side, on the left portion of the board, 1" to the right of USB connector.


Thermal Sensor C:
Thunderbolt Die, Air Flow Right

```
I2C Write: 0xB8, I2C Read: 0xB9
```

Thermal Diode: TBT Die (TBT2)

Placement Note:

The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AC22.




U5860 I2C Address: TMP461 is 0x96/0x97.

Placement Note:

Place U5860 on the BOTTOM side, on the right portion of the board, 1" to the left of USB connector.

X100 PROXIMITY



```
WRITE ADDRESS: 0X92
READ  ADDRESS: 0X93
```

Placement note:

PLACE U5820 ON BOTTOM NEAR X100

Thermal Sensor B & CPU High Peak Detection:
CPU Proximity, Memory Proximity, Fin Stack Left, Fin Stack Right

I2C Write: 0xB8, I2C Read: 0xB9


Thermal Diode: Fin Stack Left (Th2H)

```

|-----|
| Placement Note:

```

Place Q5871, Airflow thermal indicator, above the X100, on the TOP side.



Thermal Diode: CPU Proximity (TC0P)

Placement Note:

Place Q5873 under the CPU,
on the BOTTOM side.

Thermal Diode: Memory Proximity (TM0P)


.....
| Placement Note:











Place Q5872 between two rows of Memory devices, between channel A and B, on the BOTTOM side.

Thermal Sensor: Fin Stack Right (Th1H)


Placement Note:

Place U5870 at corner near right Fan,
on the TOP side.


PAGE TITLE		DATE: 000000-00-00	
 Apple Inc.		DRAWING NUMBER <div>051-00777</div> REVISION <div>9.0.0</div>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <div>dvt-fab09-0</div> PAGE <div>58 OF 145</div> SHEET <div>56 OF 119</div>	




FAN CONTROL




FOR DEBUG FAN POWER



SYNC_MASTER=773_JACK		SYNC_DATE=08/21/2018	
PAGE TITLE			
Fans			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00777		D
	REVISION		
	9.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt-fab09-0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		60 OF 145	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		58 OF 119	


SPI Frequency: 50MHz for CPU, 20MHz for SMC.




NOTE: If HOLD* is asserted
ROM will ignore SPI cycles
in normal and Dual-IO modes.

Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI+SWD SAM Connector



SPI Bus Series Termination (Modified per PDG)




Sam Card ROM Slave

SPI ROM Slave




SHEET
60 OF 119


AUDIO JACK CODEC I2C ADDRESS		
AD1	AD0	ADDRESS
GND	GND	0x90 <
GND	1.8V	0x92
1.8V	GND	0x94
1.8V	1.8V	0x96




BOM_COST_GROUP=AUDIO

DESIGN: X502/DEV_MLB_U			
LAST CHANGE: Wed Feb 18 17:31:01 2015			
PAGE TITLE			
AUDIO JACK CODEC			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00777		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO PUBLISH THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED	9.0.0		
	BRANCH		
	dvt-fab09-0		
	PAGE		
	63 OF 145		
SHEET			
61 OF 119			


2K MONO SPEAKER AMPLIFIERS
APN: 35384074
GAIN = TBD



LEFT TWEETER SPEAKER CONNECTOR




LEFT WOOFER SPEAKER CONNECTOR



DESIGN: X502/DEV_MLB_U		
LAST CHANGE: Wed Feb 18 17:12:24 2015		
PAGE TITLE		
Left Speaker Amps & Conn		
	DRAWING NUMBER	051-00777
	REVISION	9.0.0
	BRANCH	dvt-fab09-0
	PAGE	64 OF 145
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I1V ALL RIGHTS RESERVED		SHEET 62 OF 119

BOM_COST_GROUP=AUDIO

2X MONO SPEAKER AMPLIFIERS
APN: 35384073
GAIN = TBD





RIGHT TWEETER SPEAKER CONNECTOR

RIGHT WOOFER SPEAKER CONNECTOR


BOM_COST_GROUP=AUDIO

DESIGN: X502/DEV_MLB_U		
LAST CHANGE: Wed Feb 18 17:12:24 2015		
PAGE TITLE		
Right Speaker Amps & Conn		
	DRAWING NUMBER	051-00777
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	65 OF 145
	SHEET	63 OF 119




DESIGN: X502/DEV_MLB_U			
LAST CHANGE: Wed Feb 18 17:12:24 2015			
FORM 04/07/00 (17-07/0001)		FORM 04/07/00 (17-07/0001)	
PAGE TITLE			
AUDIO JACK CONNECTOR			
 Apple Inc.		DRAWING NUMBER 051-00777	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 9.0.0 BRANCH dvt-fab09-0 PAGE 66 OF 145 SHEET 64 OF 119	

D



C

C



CPU VCC Phase 1

CPU VCC Phase 2

CPU VCCSA

Vout = 0.55 - 1.5V
IccMax = 32A
F = 750kHz

Vout = 0.55 - 1.15V
IccMax = 5.1A
F = 750kHz

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00497	2	IC,FDMF5808A,DRMOS,1MVP8,50A,PQFN31,5X5	U7210, U7220	CRITICAL	
152S00241	1	IND,MLD,0.47UH,4.94MO,20A,5.4X5.2X2.4MM	L7270	CRITICAL	


BOM_COST_GROUP=CPU & CHIPSET

CORE & SA IMVP POWER BLOCK		051-00777	STR
Apple Inc.		9.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED		dvt-fab09-0	
		72 OF 145	
		68 OF 119	

8		7		6		5		4		3		2		1		
																D
																C
																B
																A
8		7		6		5		4		3		2		1		

SYNC_MASTER=j79_SILUCHEN			SYNC_DATE=04/02/2015		
PAGE TITLE					
Empty			DRAWING NUMBER		SIZE
 Apple Inc.			051-00777		D
			REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			9.0.0		
			BRANCH		
			dvt-fab09-0		
			PAGE		
			73 OF 145		
			SHEET		
			69 OF 119		

<https://shop61976717.taobao.com> QQ 53013942

SYNC_MASTER=J79_SILUCHEN		SYNC_DATE=04/02/2015	
PAGE TITLE			
Empty			
 Apple Inc.	DRAWING NUMBER	051-00777	SIZE D
	REVISION	9.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0	
	PAGE	73 OF 145	
	SHEET	69 OF 119	

CPU VCCGT/GTx Phase 1

PLACE_NEAR=U7410.32:2MM
70 PPVCCGT_PH1_AGND

CPU VCCGT/GTx Phase 2

PLACE_NEAR=U7420.32:2MM
70 PPVCCGT_PH2_AGND

CPU VCCGT/GTx Phase 3


PLACE_NEAR=U7430.32:2MM
70 PPVCCGT_PH3_AGND

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00497	3	IC,FDMF808A,DRMOS,1MVP8,50A,PQFN31,5X5	U7410, U7420, U7430	CRITICAL	

Vout = 0.55 - 1.5V
IccMax = 64A
F = 750kHz

GT & GTX IMVP POWER BLOCK		DRAWING NUMBER 051-00777	STDB D
Apple Inc.		REVISION 9.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH dvt-fab09-0	PAGE 74 OF 145
		SHEET 70 OF 119	


BOM_COST_GROUP=CPU & CHIPSET



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S00182	1	IND, PWR, 2.2UH, 20%, 4.5A, 43MOHM, 4X4MM	L7600	CRITICAL	

PAGE TITLE		
Power - 5V 3.3V Supply		
	DRAWING NUMBER	051-00777
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	76 OF 145
	SHEET	72 OF 119

1V EDRAM & EOPIO




THE FOLLOWING SHORTCUTS ARE USED:
- OPC (EDRAM) IS POWERED FROM ONE VR.
- LOAD SWITCHES ARE USED TO MEET THE TURN-ON TIMING.
- MSM# IS NOT USED.

ZVM is CMOS DC Output:
V_{OL} Max = V_{cc} * 0.1V
V_{OH} Min = V_{cc} * 0.9V
V_{cc} referred to in these specs refers to V_{cc}ST/IO


PAGE TITLE		
Power - EOPIO EDRAM Supply		
	DRAWING NUMBER	051-00777
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	77 OF 145
	SHEET	73 OF 119

BOM_COST_GROUP=CPU & CHIPSET


PM_SLP_S0_L	L6	ENLVA
-------------	----	-------




1V - V11 (Banjo#1 VR1)




1.8V - V8 (Banjo#1 VR2)




1.0V PCH CORE - V11 (Banjo#1 VR5) 0.7V LPM




PAGE TITLE		
PMIC-1 1V 1.8V VCCPCH		
	DRAWING NUMBER	051-00777
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	80 OF 145
	SHEET	76 OF 119

PAGE TITLE		DRAWING NUMBER		SIZE	
PMIC-1 Aliases & TPs		051-00777		D	
 Apple Inc.		REVISION		9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		dvt-fab09-0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		81 OF 145	
		SHEET		77 OF 119	


3.3V SUS Switch




3.3V S4 Switch




3.3V S0 Switch




5V S0 Switch (Cumulus vs Kona)




3.3V Sensor Switch




1.8V S4 LDO




1.8V S3 Switch




1.8V S0 Switch




1.2V S0 SW Switch




1.0V SUS FUSE Switch




1.0V SUS SW Switch




1.0V S3 Switch



1.0V S0 SW Switch



5V Sensor Switch



BOM_COST_GROUP=PLATFORM POWER

PAGE TITLE		Power FETs	
Apple Inc.		DRAWING NUMBER	051-00777
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	dvt-fab09-0
		PAGE	82 OF 145
		SHEET	78 OF 119

Page Notes


Power aliases required by this page:
- ~PPVIN_S0SW_LCDBKLT FET (9-12.6V LCD BACKLIGHT INPUT)
- ~PP5V_S0_BKLT (5V BACKLIGHT DRIVER INPUT)

D

C

B

A




LINE WIDTHS	PBUS LINE WIDTHS	LCD BKLT LINE WIDTHS
PP5V S0 BKLT A MIN LINE WIDTH=0.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V	PPVIN S0SW LCDBKLT F MIN LINE WIDTH=0.0000 MIN NECK WIDTH=0.2000 VOLTAGE=12.9V	LCDBKLT FET DRV R MIN LINE WIDTH=0.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V
PP5V S0 BKLT D MIN LINE WIDTH=0.0000 MIN NECK WIDTH=0.2000 VOLTAGE=5V	PPVIN S0SW LCDBKLT R MIN LINE WIDTH=0.0000 MIN NECK WIDTH=0.2000 VOLTAGE=12.9V	PPVIN SW LCDBKLT SW MIN LINE WIDTH=0.0000 MIN NECK WIDTH=0.2000 VOLTAGE=55V
BKLT SD MIN LINE WIDTH=0.2500 MIN NECK WIDTH=0.2000	PPVIN S0SW LCDBKLT MIN LINE WIDTH=0.0000 MIN NECK WIDTH=0.2000 VOLTAGE=12.9V	PPVOUT S0 LCDBKLT MIN LINE WIDTH=0.5000 MIN NECK WIDTH=0.1500 VOLTAGE=55V

BOM_COST_GROUP=DISPLAY

PAGE TITLE		
LCD Backlight Driver		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	STBR
	dvt-fab09-0	D
	PAGE	84 OF 145
	SHEET	79 OF 119

LCD PANEL INTERFACE (eDP) + Camera (MIPI)




LCD Panel HPD & AUX strapping

NAND LANDINGS		
CONFIG	LANDING1 R8611	LANDING0 R8610
00 - 2	NOSTUFF	NOSTUFF
01 - 4	NOSTUFF	ASSEMBLE
10 - 8	ASSEMBLE	NOSTUFF
11 - RESERVED	ASSEMBLE	ASSEMBLE

NAND CONFIGURATION			
CONFIG	ROMBOOT2 R8617	ROMBOOT1 R8618	ROMBOOT0 R8616
000 - MLC SD/TOS 1Y/1Z(W/ HARD RESET)	NOSTUFF	NOSTUFF	NOSTUFF
001 - MLC SD/TOS 1Y/1Z (W/O HARD RESET)	NOSTUFF	NOSTUFF	ASSEMBLE
010 - RESERVED	NOSTUFF	ASSEMBLE	NOSTUFF
011 - MLC HYNIX 3D-V2	NOSTUFF	ASSEMBLE	ASSEMBLE
100 - RESERVED	ASSEMBLE	NOSTUFF	NOSTUFF
101 - RESERVED	ASSEMBLE	NOSTUFF	ASSEMBLE
110 - RESERVED	ASSEMBLE	ASSEMBLE	NOSTUFF
111 - RESERVED	ASSEMBLE	ASSEMBLE	ASSEMBLE


OPERATION MODE (ODT, CLK FREQ, ETC)			
CONFIG	OP_MODE2 R8614	OP_MODE1 R8615	OP_MODE0 R8680
000 - TEABERRY	NOSTUFF	NOSTUFF	NOSTUFF
001 - XB58 GS	NOSTUFF	NOSTUFF	ASSEMBLE
010 - RESERVED	NOSTUFF	ASSEMBLE	NOSTUFF
011 - RESERVED	NOSTUFF	ASSEMBLE	ASSEMBLE
100 - RESERVED	ASSEMBLE	NOSTUFF	NOSTUFF
101 - RESERVED	ASSEMBLE	NOSTUFF	ASSEMBLE
110 - RESERVED	ASSEMBLE	ASSEMBLE	NOSTUFF
111 - RESERVED	ASSEMBLE	ASSEMBLE	ASSEMBLE

PRODUCT CAPACITY			
CONFIG	CAPACITY2 R8664	CAPACITY1 R8663	CAPACITY0 R8662
000 - 32GB	NOSTUFF	NOSTUFF	NOSTUFF
001 - 64GB	NOSTUFF	NOSTUFF	ASSEMBLE
010 - 128GB	NOSTUFF	ASSEMBLE	NOSTUFF
011 - 256GB	NOSTUFF	ASSEMBLE	ASSEMBLE
100 - 512GB	ASSEMBLE	NOSTUFF	NOSTUFF
101 - 1024GB	ASSEMBLE	NOSTUFF	ASSEMBLE
110 - 2048GB	ASSEMBLE	ASSEMBLE	NOSTUFF
111 - RESERVED	ASSEMBLE	ASSEMBLE	ASSEMBLE




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
131S00077	1	CAP, 9.5PF, 50V, 0201	C8601	CRITICAL	S3XCLK:INT
117S0002	1	RES, MF, 0 OHM, 1/20W, 0201	C8601	CRITICAL	S3XCLK:EXT

Buffered SSD_RESET_L to Mitigate EPO Issue





U8600
S3X
BGA-HIP35
SYM 3 OF 7





BOM_COST_GROUP=SSD


DRAWING NUMBER 051-00777			STR D
REVISION 9.0.0			
BRANCH dvt-fab09-0			
PAGE 86 OF 145			
SHEET 81 OF 119			







BOM_COST_GROUP=SSD




A


BOM_COST_GROUP=SSD



PAGE TITLE		DRAWING NUMBER		SIZE	
NAND VR, I2C ROM, TEMP SENSORS		051-00777		D	
 Apple Inc.		REVISION			
		9.0.0			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		dvt-fab09-0			
		PAGE			
		90 OF 145			
		SHEET			
		85 OF 119			


A









PAGE TITLE			SSD NAND VR	
 Apple Inc.	DRAWING NUMBER		SIZE	
	051-00777		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART ALL RIGHTS RESERVED	REVISION		9.0.0	
	BRANCH		dvt-fab09-0	
	PAGE		94 OF 145	
SHEET		89 OF 119		

D

C

B


A

D

C

B

A



BOM_COST_GROUP=TBT

D

C

B


A


D

C
















B

A




SYNC_MASTER=779_GREG		SYNC_DATE=08/28/2019	
PAGE TITLE			
USB-C HIGH SPEED 2			
 Apple Inc.	DRAWING NUMBER	051-00777	SIZE D
	REVISION	9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt-fab09-0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	111 OF 145
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	93 OF 119
I I I NOT TO REPRODUCE OR COPY IT			
I I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			


BOM_COST_GROUP=TBT




ACE Debug Support




GND ALIASES




NC/NO TEST




SIGNAL ALIASES




POWER ALIASES



AR/ACE SPI BUS SERIES R'S




TBT to ACE




Ridge PCIE Caps


D2R




R2D



USB-C Support




PRIMARY ACE USB-C PORT CONTROLLER (UPC)



BOM_COST_GROUP=USB-C

PAGE TITLE			USB-C PORT CONTROLLER A		
			DRAWING NUMBER	051-00777	SIZE
			REVISION	9.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 1.1 NOT TO REPRODUCE OR COPY IT 1.1.1 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1.1.1.1 ALL RIGHTS RESERVED			BRANCH	dvt-fab09-0	
			PAGE	113 OF 145	
			SHEET	95 OF 119	

SECONDARY ACE USB-C PORT CONTROLLER (UPC)



BOM_COST_GROUP=USB-C

D

C

B


A

D


C

B

A



BOM_COST_GROUP=USB-C

LAST CHANGE: Wed Apr 1 22:57:37 2015			
PAGE TITLE			
USB-C CONNECTOR A			
 Apple Inc.	DRAWING NUMBER	051-00777	STR
	REVISION	9.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I1V ALL RIGHTS RESERVED		BRANCH	dvt-fab09-0
		PAGE	115 OF 145
		SHEET	97 OF 119



5 TBT T SW
5 TBT T SW 93 94
5 TBT T SW 92


UB601	
Output	Push-pull
Delay	440us +/- 20us
Vth	2.508V nominal

BOM_COST_GROUP=USB-C


A

A


PBUS Rails




3V3 G3H Rails




RTC Rails




IMVP Rails



CPU voltage rails





CPU EDRAM Rails




PCH Prime Core Rails





1V2 Rails








PP1V2 S0SW





0V6 Rails



1V8 Rails



10-10660-1 (Rev. 04-00) PAGE TITLE:		DRAWING NUMBER 051-00777		SIZE D
 Apple Inc.		REVISION 9.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH dvt-fab09-0 PAGE 120 OF 145 SHEET 100 OF 119		



8		7		6		5		4		3		2		1	
D		C		B		A		D		C		B		A	
UNUSED TP ALIASES		UNUSED TP ALIASES		UNUSED TP ALIASES		UNUSED TP ALIASES		UNUSED TP ALIASES		UNUSED TP ALIASES		UNUSED TP ALIASES		UNUSED TP ALIASES	
NC S3X VSS S		NC S3X VSS S		NC CPU RSVD BB69		NC CPU RSVD BB69		NC ANIO NCE4		NC ANIO NCE4		NC ANIO NCE4		NC ANIO NCE4	
NC S3X VDD S		NC S3X VDD S		NC CPU RSVD BB68		NC CPU RSVD BB68		NC ANIO NCE5		NC ANIO NCE5		NC ANIO NCE5		NC ANIO NCE5	
NC S3X PMIC CTRL 2		NC S3X PMIC CTRL 2		NC CPU RSVD BA70		NC CPU RSVD BA70		NC ANIO NCE6		NC ANIO NCE6		NC ANIO NCE6		NC ANIO NCE6	
NC S3X PCIE ATB1		NC S3X PCIE ATB1		NC CPU RSVD BA68		NC CPU RSVD BA68		NC ANIO NCE7		NC ANIO NCE7		NC ANIO NCE7		NC ANIO NCE7	
NC S3X PCIE ATB0		NC S3X PCIE ATB0		NC CPU RSVD AW71		NC CPU RSVD AW71		NC ANI1 NCE4		NC ANI1 NCE4		NC ANI1 NCE4		NC ANI1 NCE4	
NC S3X DT1		NC S3X DT1		NC CPU RSVD AW70		NC CPU RSVD AW70		NC ANI1 NCE5		NC ANI1 NCE5		NC ANI1 NCE5		NC ANI1 NCE5	
NC S3X DT0		NC S3X DT0		NC CPU RSVD AK13		NC CPU RSVD AK13		NC ANI1 NCE6		NC ANI1 NCE6		NC ANI1 NCE6		NC ANI1 NCE6	
NC S3X DDR ATO		NC S3X DDR ATO		NC CPU RSVD AK12		NC CPU RSVD AK12		NC ANI1 NCE7		NC ANI1 NCE7		NC ANI1 NCE7		NC ANI1 NCE7	
NC PMIC PGG		NC PMIC PGG		NC CPU NCTFVSS C1		NC CPU NCTFVSS C1		NC ANI2 NCE4		NC ANI2 NCE4		NC ANI2 NCE4		NC ANI2 NCE4	
NC PMIC PGF		NC PMIC PGF		NC CPU NCTFVSS BB70		NC CPU NCTFVSS BB70		NC ANI2 NCE5		NC ANI2 NCE5		NC ANI2 NCE5		NC ANI2 NCE5	
NC PMIC PGE		NC PMIC PGE		NC CPU NCTFVSS BA71		NC CPU NCTFVSS BA71		NC ANI2 NCE6		NC ANI2 NCE6		NC ANI2 NCE6		NC ANI2 NCE6	
NC PMIC PGD		NC PMIC PGD		NC CPU NCTFVSS BA1		NC CPU NCTFVSS BA1		NC ANI2 NCE7		NC ANI2 NCE7		NC ANI2 NCE7		NC ANI2 NCE7	
NC PMIC PGC		NC PMIC PGC		NC CPU NCTFVSS B71		NC CPU NCTFVSS B71		NC ANI3 NCE4		NC ANI3 NCE4		NC ANI3 NCE4		NC ANI3 NCE4	
NC PICCOLO 24M CLK REQ		NC PICCOLO 24M CLK REQ		NC CPU NCTFVSS AV1		NC CPU NCTFVSS AV1		NC ANI3 NCE5		NC ANI3 NCE5		NC ANI3 NCE5		NC ANI3 NCE5	
NC PCH SLP A L		NC PCH SLP A L		NC CPU NCTFVSS A70		NC CPU NCTFVSS A70		NC ANI3 NCE6		NC ANI3 NCE6		NC ANI3 NCE6		NC ANI3 NCE6	
NC PCH PME L		NC PCH PME L		NC CPU NCTFVSS A5		NC CPU NCTFVSS A5		NC ANI3 NCE7		NC ANI3 NCE7		NC ANI3 NCE7		NC ANI3 NCE7	
NC PCH LANPHYPC		NC PCH LANPHYPC		NC CPU BB5		NC CPU BB5		NC ANI4 NCE4		NC ANI4 NCE4		NC ANI4 NCE4		NC ANI4 NCE4	
NC PCH GPP F9		NC PCH GPP F9		NC CPU BB3		NC CPU BB3		NC ANI4 NCE5		NC ANI4 NCE5		NC ANI4 NCE5		NC ANI4 NCE5	
NC PCH GPP F8		NC PCH GPP F8		NC CPU AY4		NC CPU AY4		NC ANI4 NCE6		NC ANI4 NCE6		NC ANI4 NCE6		NC ANI4 NCE6	
NC PCH GPP F10		NC PCH GPP F10		NC CPU AU5		NC CPU AU5		NC ANI4 NCE7		NC ANI4 NCE7		NC ANI4 NCE7		NC ANI4 NCE7	
NC PCH GPP D4		NC PCH GPP D4		NC CPU AT5		NC CPU AT5		NC ANI5 NCE4		NC ANI5 NCE4		NC ANI5 NCE4		NC ANI5 NCE4	
NC PCH GPP D3		NC PCH GPP D3		NC CPU MSM L		NC CPU MSM L		NC ANI5 NCE5		NC ANI5 NCE5		NC ANI5 NCE5		NC ANI5 NCE5	
NC PCH GPP D1		NC PCH GPP D1		NC USBC XA RESET L		NC USBC XA RESET L		NC ANI5 NCE6		NC ANI5 NCE6		NC ANI5 NCE6		NC ANI5 NCE6	
NC PCH GPP D0		NC PCH GPP D0		NC USBC TB RESET L		NC USBC TB RESET L		NC ANI5 NCE7		NC ANI5 NCE7		NC ANI5 NCE7		NC ANI5 NCE7	
NC PCH GPD7		NC PCH GPD7						NC ANI6 NCE4		NC ANI6 NCE4		NC ANI6 NCE4		NC ANI6 NCE4	
NC P5VUSBC T PGOOD		NC P5VUSBC T PGOOD						NC ANI6 NCE5		NC ANI6 NCE5		NC ANI6 NCE5		NC ANI6 NCE5	
NC DPMUX SAK 20		NC DPMUX SAK 20						NC ANI6 NCE6		NC ANI6 NCE6		NC ANI6 NCE6		NC ANI6 NCE6	
NC DPMUX SAK 19		NC DPMUX SAK 19						NC ANI6 NCE7		NC ANI6 NCE7		NC ANI6 NCE7		NC ANI6 NCE7	
NC DPMUX SAK 18		NC DPMUX SAK 18						NC ANI7 NCE4		NC ANI7 NCE4		NC ANI7 NCE4		NC ANI7 NCE4	
NC DPMUX SAK 17		NC DPMUX SAK 17						NC ANI7 NCE5		NC ANI7 NCE5		NC ANI7 NCE5		NC ANI7 NCE5	
NC DPMUX SAK 16		NC DPMUX SAK 16						NC ANI7 NCE6		NC ANI7 NCE6		NC ANI7 NCE6		NC ANI7 NCE6	
NC DPMUX SAK 15		NC DPMUX SAK 15						NC ANI7 NCE7		NC ANI7 NCE7		NC ANI7 NCE7		NC ANI7 NCE7	
NC DPMUX SAK 14		NC DPMUX SAK 14													

Memory Bit & Byte Swizzle

MAKE BASE=TRUE

[illegible]

MAKE_BASE=TRUE


7	<u>MEM A DQS P<0></u>	==	<u>MEM A DQS P<0></u>	21
7	<u>MEM A DQS N<0></u>	==	<u>MEM A DQS N<0></u>	21
7	<u>MEM A DQS P<1></u>	==	<u>MEM A DQS P<1></u>	21
7	<u>MEM A DQS N<1></u>	==	<u>MEM A DQS N<1></u>	21
7	<u>MEM A DQS P<2></u>	==	<u>MEM A DQS P<2></u>	21
7	<u>MEM A DQS N<2></u>	==	<u>MEM A DQS N<2></u>	21
7	<u>MEM A DQS P<3></u>	==	<u>MEM A DQS P<3></u>	21
7	<u>MEM A DQS N<3></u>	==	<u>MEM A DQS N<3></u>	21
7	<u>MEM A DQS P<4></u>	==	<u>MEM A DQS P<4></u>	22
7	<u>MEM A DQS N<4></u>	==	<u>MEM A DQS N<4></u>	22
7	<u>MEM A DQS P<5></u>	==	<u>MEM A DQS P<5></u>	22
7	<u>MEM A DQS N<5></u>	==	<u>MEM A DQS N<5></u>	22
7	<u>MEM A DQS P<6></u>	==	<u>MEM A DQS P<6></u>	22
7	<u>MEM A DQS N<6></u>	==	<u>MEM A DQS N<6></u>	22
7	<u>MEM A DQS P<7></u>	==	<u>MEM A DQS P<7></u>	22
7	<u>MEM A DQS N<7></u>	==	<u>MEM A DQS N<7></u>	22

MAKE BASE=TRUE









[illegible]

MAKE_BASE=TRUE


MEM B DQS P<0>	==	MEM B DQS P<0>	23
MEM B DQS N<0>	==	MEM B DQS N<0>	23
MEM B DQS P<1>	==	MEM B DQS P<1>	23
MEM B DQS N<1>	==	MEM B DQS N<1>	23
MEM B DQS P<2>	==	MEM B DQS P<2>	23
MEM B DQS N<2>	==	MEM B DQS N<2>	23
MEM B DQS P<3>	==	MEM B DQS P<3>	23
MEM B DQS N<3>	==	MEM B DQS N<3>	23
MEM B DQS P<4>	==	MEM B DQS P<4>	24
MEM B DQS N<4>	==	MEM B DQS N<4>	24
MEM B DQS P<5>	==	MEM B DQS P<5>	24
MEM B DQS N<5>	==	MEM B DQS N<5>	24
MEM B DQS P<6>	==	MEM B DQS P<6>	24
MEM B DQS N<6>	==	MEM B DQS N<6>	24
MEM B DQS P<7>	==	MEM B DQS P<7>	24
MEM B DQS N<7>	==	MEM B DQS N<7>	24

SYNC_MASTER=AHARTMAN_J52		SYNC_DATE=10/29/2013	
PAGE TITLE			
LPDDR3 Bit & Byte Swizzle			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00777		D
	REVISION		
	9.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvt-fab09-0	
		PAGE	
		123 OF 145	
		SHEET	
		103 OF 119	










High Speed NO_TEST



Unused nets with offpage

(Nets with offpages not used on this project)





BOM_COST_GROUP=WIRELESS

J79 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

D

D

C


C

B

B

A

A

SYNC_MASTER=YHARTANTO_044		SYNC_DATE=12/14/2012	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00777		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	9.0.0		
	BRANCH		
	dvt-fab09-0		
	PAGE		
	130 OF 145		
	SHEET		
108 OF 119			

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_75D	*	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF
MEM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=4x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=6x_DIELECTRIC	?
MEM_CMD2CMD	*	=6x_DIELECTRIC	?
MEM_CMD2CTL	*	=6x_DIELECTRIC	?
MEM_CTL2CTL	*	=6x_DIELECTRIC	?
MEM_CLK2CLK	*	=12x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=16x_DIELECTRIC	?
MEM_2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_2PWR	*	=4x_DIELECTRIC	?
MEM_2GND	*	=4x_DIELECTRIC	?
MEM_2OTHER	*	=12x_DIELECTRIC	?
MEM_12MIL	*	0.305 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=10x_DIELECTRIC	?
MEM_QDS2OWNDATA	TOP,BOTTOM	=10x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=10x_DIELECTRIC	?
MEM_CMD2CTL	TOP,BOTTOM	=10x_DIELECTRIC	?
MEM_CTL2CTL	TOP,BOTTOM	=10x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=16x_DIELECTRIC	?
MEM_2OTHERMEM	TOP,BOTTOM	=16x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=20x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF_B	*	=1.5x_DIELECTRIC	?
MEM_DQS20NDATA_B	*	=1.5x_DIELECTRIC	?
MEM_CMD2CMD_B	*	=1.5x_DIELECTRIC	?
MEM_CMD2CTL_B	*	=1.5x_DIELECTRIC	?
MEM_CTL2CTL_B	*	=1.5x_DIELECTRIC	?
MEM_CLK2CLK_B	*	=1.5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA20THERMEM_B	*	=1.5x_DIELECTRIC	?
MEM_20THERMEM_B	*	=1.5x_DIELECTRIC	?
MEM_20THER_B	*	=1.5x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	*	BGA_MEM	MEM_20THER_B
MEM_*_DQS_*	*	BGA_MEM	MEM_20THER_B
MEM_CMD	*	BGA_MEM	MEM_20THER_B
MEM_CTL	*	BGA_MEM	MEM_20THER_B
MEM_CLK	*	BGA_MEM	MEM_20THER_B
MEM_*	MEM_*	BGA_MEM	MEM_20THERMEM_B

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	=SAME	BGA_MEM	MEM_DATA2SELF_B

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	MEM_*	*	MEM_DATA20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	MEM_*	BGA_MEM	MEM_DATA2OTHERMEM_B

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTL	*	MEM_CMD2CTL
MEM_CTL	MEM_CTL	*	MEM_CTL2CTL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	BGA_MEM	MEM_CMD2CMD_B
MEM_CMD	MEM_CTL	BGA_MEM	MEM_CMD2CTL_B
MEM_CTL	MEM_CTL	BGA_MEM	MEM_CTL2CTL_B
MEM_CLK	MEM_CLK	BGA_MEM	MEM_CLK2CLK_B

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DQBYTE_0	*	MEM_DQS20WINDATA
MEM_A_DQS_1	MEM_A_DQBYTE_1	*	MEM_DQS20WINDATA
MEM_A_DQS_2	MEM_A_DQBYTE_2	*	MEM_DQS20WINDATA
MEM_A_DQS_3	MEM_A_DQBYTE_3	*	MEM_DQS20WINDATA
MEM_A_DQS_4	MEM_A_DQBYTE_4	*	MEM_DQS20WINDATA
MEM_A_DQS_5	MEM_A_DQBYTE_5	*	MEM_DQS20WINDATA
MEM_A_DQS_6	MEM_A_DQBYTE_6	*	MEM_DQS20WINDATA
MEM_A_DQS_7	MEM_A_DQBYTE_7	*	MEM_DQS20WINDATA
MEM_B_DQS_0	MEM_B_DQBYTE_0	*	MEM_DQS20WINDATA
MEM_B_DQS_1	MEM_B_DQBYTE_1	*	MEM_DQS20WINDATA
MEM_B_DQS_2	MEM_B_DQBYTE_2	*	MEM_DQS20WINDATA
MEM_B_DQS_3	MEM_B_DQBYTE_3	*	MEM_DQS20WINDATA
MEM_B_DQS_4	MEM_B_DQBYTE_4	*	MEM_DQS20WINDATA
MEM_B_DQS_5	MEM_B_DQBYTE_5	*	MEM_DQS20WINDATA
MEM_B_DQS_6	MEM_B_DQBYTE_6	*	MEM_DQS20WINDATA
MEM_B_DQS_7	MEM_B_DQBYTE_7	*	MEM_DQS20WINDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_ROLE_SET
MEM_A_DQS_0	MEM_A_DQBYTE_0	BGA_MEM	MEM_DQS20WINDATA_B
MEM_A_DQS_1	MEM_A_DQBYTE_1	BGA_MEM	MEM_DQS20WINDATA_B
MEM_A_DQS_2	MEM_A_DQBYTE_2	BGA_MEM	MEM_DQS20WINDATA_B
MEM_A_DQS_3	MEM_A_DQBYTE_3	BGA_MEM	MEM_DQS20WINDATA_B
MEM_A_DQS_4	MEM_A_DQBYTE_4	BGA_MEM	MEM_DQS20WINDATA_B
MEM_A_DQS_5	MEM_A_DQBYTE_5	BGA_MEM	MEM_DQS20WINDATA_B
MEM_A_DQS_6	MEM_A_DQBYTE_6	BGA_MEM	MEM_DQS20WINDATA_B
MEM_A_DQS_7	MEM_A_DQBYTE_7	BGA_MEM	MEM_DQS20WINDATA_B
MEM_B_DQS_0	MEM_B_DQBYTE_0	BGA_MEM	MEM_DQS20WINDATA_B
MEM_B_DQS_1	MEM_B_DQBYTE_1	BGA_MEM	MEM_DQS20WINDATA_B
MEM_B_DQS_2	MEM_B_DQBYTE_2	BGA_MEM	MEM_DQS20WINDATA_B
MEM_B_DQS_3	MEM_B_DQBYTE_3	BGA_MEM	MEM_DQS20WINDATA_B
MEM_B_DQS_4	MEM_B_DQBYTE_4	BGA_MEM	MEM_DQS20WINDATA_B
MEM_B_DQS_5	MEM_B_DQBYTE_5	BGA_MEM	MEM_DQS20WINDATA_B
MEM_B_DQS_6	MEM_B_DQBYTE_6	BGA_MEM	MEM_DQS20WINDATA_B
MEM_B_DQS_7	MEM_B_DQBYTE_7	BGA_MEM	MEM_DQS20WINDATA_B

Memory Net Properties


Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	BGA_MEM	MEM_80D
MEM_40S	BGA_MEM	MEM_45S

SYNC_MASTER=VHARTANTO_344		SYNC_DATE=01/02/2013	
PAGE TITLE			
Memory Constraints			
	Apple Inc.	DRAWING NUMBER	051-00777
		SIZE	D
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt-fab09-0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	133 OF 145
		SHEET	111 OF 119

Thunderbolt, DP, HDMI Constraints

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt & DisplayPort Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD_P_2SAME	*	=3X_DIELECTRIC	?
TBTD_P_TXRX	*	=6X_DIELECTRIC	?
TBTD_P_2OTHER	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
TBTDP_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
TBTDP_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	*	*	TBTDP_2OTHER
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_TX	*_RX	*	TBTDP_TXRX
TBTDP_RX	*_TX	*	TBTDP_TXRX

DisplayPort & HDMI Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
HDMI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3x_DIELECTRIC	?
DP_2OTHER	*	=4x_DIELECTRIC	?
HDMICKL_2OTHER	*	=7x_DIELECTRIC	?
HDMICKL_2DPHDMI	*	=4x_DIELECTRIC	?
HDMIDATA_2SAME	*	=3x_DIELECTRIC	?
HDMIDATA_2OTHER	*	=4x_DIELECTRIC	?


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	TOP, BOTTOM	=4x_DIELECTRIC	?
DP_2OTHER	TOP, BOTTOM	=6x_DIELECTRIC	?
HDMICLK_2OTHER	TOP, BOTTOM	=10x_DIELECTRIC	?
HDMICLK_2DPHDMI	TOP, BOTTOM	=6x_DIELECTRIC	?
HDMIDATA_2SAME	TOP, BOTTOM	=4x_DIELECTRIC	?
HDMIDATA_2OTHER	TOP, BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDMI_DATA	*	*	HDMDATA_20THER
HDMI_DATA	=SAME	*	HDMDATA_2SAME
HDMI_DATA	TBTDP_TX	*	HDMDATA_2SAME
HDMI_DATA	TBTDP_RX	*	TBTDP_TXRX
HDMI_CLK	*	*	HDMICLK_20THER
HDMI_CLK	HDMI_DATA	*	HDMICLK_2DPHDMI
HDMI_CLK	DISPLAYPORT	*	HDMICLK_2DPHDMI
HDMI_CLK	TBTDP_TX	*	HDMICLK_2DPHDMI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	*	*	DP_20THER
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	HDMI_DATA	*	DP_2SAME
DISPLAYPORT	TBTD TX	*	DP_2SAME
DISPLAYPORT	TBTD RX	*	TBTD TXRX

Thunderbolt, DP, HDMI Net Properties

ELECTRICAL CONST SET		NET TYPE	
	PHYSICAL	SPACING	

SYNC_MASTER=379 JACK PAGE TITLE		SYNC_DATE=05/19/2001	
TBT DP HDMI Constraints			
 Apple Inc.		DRAWING NUMBER 051-00777	
		SIDE D	
		REVISION 9.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH dvt-fab09-0	
		PAGE 134 OF 145	
		SHEET 112 OF 119	

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_8SD	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS20WMDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_20THERMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL CONST SET	NET TYPE	
	PHYSICAL	SPACING

	8	7	6	5	4	3	2	1	
D	<div>Change List:</div> <div><RDAR://COMPONENT/XXXXXX> LOHWILL SCHEMATIC PROTO 1A</div> <div>www.laptop-schematics.com</div> <div>Kismet:</div> <div>AFP://KISMET.APPLE.COM/KISMET-PROJECTS/LOHWILL</div> <div>Useful Wiki Links:</div> <div>Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions</div> <div>Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design</div> <div>MobileMac HW Radar:</div> <div><rdar://component/XXXXXX> MobileMac HW Task</div> <div><rdar://component/XXXXXX> MobileMac HW Schematic</div> <div><rdar://component/XXXXXX> MobileMac HW New Bugs</div> <div><rdar://component/XXXXXX> MobileMac HW Layout</div> <div><rdar://component/XXXXXX> MobileMac HW Investigation</div> <div><rdar://component/XXXXXX> MobileMac HW Architecture</div> <div>Other Info:</div> <div>Page Allocations - <rdar://problem/19817053> 2015 Schematic Page Allocations</div> <div>Page Allocations - <rdar://problem/19818112> 2015 Schematic Page Allocations</div> <div>Page Allocations - <rdar://problem/19818356> 2015 Schematic Page Allocations</div> <div>Page Allocations - <rdar://problem/19818458> 2015 Schematic Page Allocations</div>								D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

References


DRAWING NUMBER
051-00777

REVISION
9.0.0

BRANCH
dvt-fab09-0

PAGE
140 OF 145

SHEET
118 OF 119

SPHC-MAC108-4719_0000000_000000000000			SPHC-MAC108-4719_000000000000		
PAGE TITLE			References		
 Apple Inc.			DRAWING NUMBER	051-00777	
			REVISION	9.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH	dvt-fab09-0	
			PAGE	140 OF 145	
			SHEET	118 OF 119	

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
107900033	107900034		ALL	
13850738	13851101		ALL	Samsung alt to Murata
13850846	13850811		ALL	Samsung alt to Murata
152800359	152800253		ALL	Chilisin alt to Cyntec
371S0704	371S00077		ALL	NXP alt to Diodes
376S1053	376S0604		ALL	Diodes alt to Fairchild
376S1106	376S0678		ALL	Fairchild alt to Vishay
740S00027	740S0159		ALL	Bourns alt to Little Fuse
10750249	10750251		ALL	
107900015	107900011		ALL	
107900071	107900053		ALL	
128S0364	128S0264		ALL	Kemet w/ Panasonic
128S0325	128S0397		ALL	
128S00009	128S00007		ALL	
128S00029	128S00007		ALL	
128S00070	128S00007		ALL	
128S00010	128S00011		ALL	
128S00031	128S00011		ALL	
128S00026	128S00011		ALL	
132S00064	132S0409		ALL	
138S0614	138S0578		ALL	
138S0703	138S0648		ALL	
138S00032	138S0831		ALL	
138S00049	138S0831		ALL	
138S0863	138S0853		ALL	
138S0775	138S0860		ALL	
138S00084	138S00060		ALL	
152S00369	152S00268		ALL	Cyntec w/ NEC
155S00188	155S0275		ALL	Murata w/ Taiyo
155S0694	155S0387		ALL	
155S0660	155S0513		ALL	
155S00018	155S0664		ALL	Murata w/ Taiyo
155S00007	155S0667		ALL	

BLC

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S00046	197S00036		ALL	Epson w/ TXC
197S00047	197S00036		ALL	Kyocera w/ TXC
197S00048	197S00036		ALL	Murata w/ TXC
197S00053	197S00050		ALL	Kyocera w/ TXC
197S00054	197S00050		ALL	NDK w/ TXC
197S00055	197S00050		ALL	Murata w/ TXC
311S0596	311S0593		ALL	NXP w/ Diodes
107S0276	107S00020		ALL	Cyntec w/ TFT
107S00021	107S0284		ALL	TFT w/ Yageo
152S00343	152S1682		ALL	NXP w/ Diodes
107S00087	107S00029		ALL	TFT w/ Yageo
128S00058	128S00018		ALL	NEC w/ Rohm
138S0706	138S0739		ALL	NEC w/ Vishay
138S0945	138S0739		ALL	NEC w/ Rohm
152S00358	152S00208		ALL	Murata w/ Chillisin
152S00400	152S00361		ALL	Murata w/ Cyntec
152S1872	152S00361		ALL	Murata w/ Cyntec
155S00034	155S0706		ALL	Taiyo w/ Murata

353S00711	353S2073		ALL	On Semi w/ TI
-----------	----------	--	-----	---------------

740S00019	740S00007		ALL	Bourns w/ Polytronics
155S00189	155S0342		ALL	Murata w/ Taiyo
138S0714	138S0713		ALL	Murata w/ Samsung
138S0715	138S0732		ALL	Murata w/ Samsung
107S00086	107S00056		ALL	TFT w/ Cyntec
138S0875	138S0678		ALL	Taiyo w/ Mur&SS
138S0786	138S0705		ALL	Murata w/ Samsung
152S2052	152S1954		ALL	Taiyo w/ Cyntec
152S2015	152S1958		ALL	Taiyo w/ Cyntec
138S0789	138S0941		ALL	Murata w/ SS
107S00101	107S00005		ALL	Cyntec w/ Yageo
107S00102	107S00017		ALL	Cyntec w/ Yageo
107S00100	107S00057		ALL	Cyntec w/ TFT
107S00103	107S00058		ALL	Cyntec w/ Yageo
107S00104	107S00061		ALL	Cyntec w/ Yageo
107S00105	107S00062		ALL	Cyntec w/ Yageo
152S00403	152S00322		ALL	Murata w/ Chillisin

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00104	138S0978		ALL	Murata w/ Taiyo
311S00072	311S0657		ALL	NXP w/ On Semi
311S00090	311S00028		ALL	On Semi w/ TI
353S00854	353A4342		ALL	TI w/ ST
377S0077	377S0183		ALL	Infineon w/ ST

138S0700	138S0641	ALL	Murata w/ SS&Taiyo
152S00363	152S00048	ALL	Cyntec w/ Vishay
155S0659	155S0382	ALL	Murata w/ TDK
376S00146	376S1061	ALL	NXP w/ Diodes

128S00062	128S00067	ALL	
128S00069	128S00067	ALL	
132S00012	132S0401	ALL	
138S0660	138S0684	ALL	
138S1103	138S0719	ALL	
138S00097	138S0750	ALL	
138S00111	138S00036	ALL	
155S00203	155S00894	ALL	
197S00082	197S00081	ALL	
311S00060	311S0273	ALL	
311S00118	311S0489	ALL	
311S0271	311S00008	ALL	
311S00104	311S00091	ALL	
311S0437	311S00112	ALL	
335S00213	335S0888	ALL	
343S00136	343S00135	ALL	
343S00137	343S00135	ALL	
343S00138	343S00135	ALL	
353S00880	353S3452	ALL	
353S00878	353S00599	ALL	
353S00879	353S00754	ALL	
353S00750	353S00877	ALL	
371S00089	371S00085	ALL	
377S0178	377S00031	ALL	

155S0914	155S0897		ALL	
155S00190	155S0897		ALL	
311S00004	311S0370		ALL	
311S00013	311S0508		ALL	NXP w/ Diodes
353S00107	353S3239		ALL	
353S00525	353S4471		ALL	
372S0186	372S0185		ALL	
376S00014	376S0761		ALL	
376S00086	376S0761		ALL	
376S1080	376S0820		ALL	
376S00074	376S0855		ALL	
376S1089	376S1128		ALL	
740S0144	740S0118		ALL	
740S00028	740S0118		ALL	
740S00003	740S0135		ALL	
998-04070	998-04071		ALL	Hynix alt to SS

- T208